Delay element

Patent number: EP1187331
Publication date: 2002-03-13
Inventor: SCHLAGER TOBIAS (AT); KUPNIK MARIO (AT)
Applicant: INFINEON TECHNOLOGIES AG (DE)
Classification:
- international: ***G11C7/22; H03K5/13;*** *H03K5/00;* **G11C7/00; H03K5/13;** H03K5/00; (IPC1-7): H03K5/13
- european: G11C7/22; H03K5/13D2
Application number: EP20000119282 20000906
Priority number(s): EP20000119282 20000906

Cited documents:

US6034557
US5841296
US4932053
US4295041
US5544120
US5250914
US5459423
EP0813303
less <<

Abstract of **EP1187331**

The device has at least one electronic switch (5,6), to whose input (1) an input signal is applied and at whose output (2) an output signal appears, and a current limiting device (N4,N5), which limits the current consumption of the switch (es), whereby the switching time is extended by limiting the current consumption of the switch(es). The current limiting circuit is controled by a current mirror. Independent claims are also included for the following: a memory controler with a delay line.

FIG 1